99国产一区无码|成人亚洲永久国产A网|aaa级片啊小毛片网站|亚洲日韩成人性爱视频|性色av日韩无码|国产又黄又粗又猛又爽的|成人黄视频网站在线观看|人妖视频一级黄片|免费黄片哪里能看|毛片a片一级片婷久久

b4_banpc.jpg b4_banph.jpg

Software Tools

FPGA and FPSoC integrated development environment self-developed by Anlogic Infotech

Group1321316910.jpg

TangDynasty? (TD)

TangDynasty? (TD) is an FPGA integrated development environment independently developed by Anlogic Infotech. In addition to offering an excellent third-party design verification tool interface to strongly support the design of all applications based on Anlogic Infotech FPGA products, it supports industry-standard design inputs, involving a complete circuit optimization flow and rich analysis and debugging tools.

  • RTL synthesis
  • Gate level synthesis
  • Layout optimization
  • Bitstream generation
  • Cabling optimization
  • Product Overview
  • Product Features

Product Overview

TangDynasty(TD) software is an Anlogic Infotech self-developed FPGA integrated development environment completely based on users' needs: simple interface, intelligent behavior, efficient operation, and support for Windows and Linux operating system. Innovative software algorithms effectively support ELF, EAGLE, SF1 and other series of devices of different scales; expandable software architecture quickly supports multiple product types including single-chip, SIP, SOC; and structured software development platform supports accurate simulation and rapid evaluation of new hardware structures, user design IP protection and bitstream encryption confidentiality.

Product Features

  • undefined
    Software architecture

    Architecture-optimized algorithm engine, improving the efficiency of RTL input, synthesis, layout, and cabling

  • b5_icon2.png
    Software Interface

    Simple interface, intelligent behavior, efficient operation

  • b5_icon2-556.png
    Position Constraint Tool

    Graphical operation for customer convenience

  • b5_icon2-330.png
    Timing Constraint Tool

    Support multiple timing constraints to improve system performance

  • TDyingwen.png
  • b5_img2-351.png
  • io-925.png
  • sdc.png

Click to share your needs and help us build better FPGA products!

Keep me updated

Sign me up

Region*

I have read and agree to the Privacy Policy

Question feedback

You can read about how we handle your personal data, your personal data rights, and how you can contact us in our privacy policy.